Adaptive cache decay
نویسندگان
چکیده
Leakage power in data cache memories represents a sizable fraction of total power consumption, and many techniques have been proposed to reduce it. Previous techniques put unused lines for example to drowsy state or switch them off completely (cache decay) in order to save power. Our idea is to adaptively select mostly used cache lines. We found that this can be achieved automatically by using a tiny cache acting as a filter “L0” cache. Our experiments, with complete MiBench suite for ARM based processor, show 13% improvement in leakage saving and 21% in EDP versus drowsy cache and 52% improvement in leakage saving and 65% in EDP versus cache decay (in average).
منابع مشابه
Context Adaptation in Statistical Machine Translation Using Models with Exponentially Decaying Cache
We report results from a domain adaptation task for statistical machine translation (SMT) using cache-based adaptive language and translation models. We apply an exponential decay factor and integrate the cache models in a standard phrasebased SMT decoder. Without the need for any domain-specific resources we obtain a 2.6% relative improvement on average in BLEU scores using our dynamic adaptat...
متن کاملCache Decay: Exploiting Generational Behavior
Power dissipation is increasingly important in CPUs ranging from those intended for mobile use, all the way up to high-performance processors for high-end servers. While the bulk of the power dissipated is dynamic switching power, leakage power is also beginning to be a concern. In upcoming chip generations, the proportion of total chip power due to leakage is expected to increase signi cantly....
متن کاملAdaptive Cache Decay using Formal Feedback Control
This paper argues that adaptive techniques in processor architecture should be designed using formal feedback-control theory. We use the derivation of a controller for cache decay—a technique for leakage-energy savings—to illustrate the process of formal feedback-control design and to show the benefits of feedback control. Control theory provides a powerful framework that simplifies the task of...
متن کاملCache-Line Decay: A Mechanism to Reduce Cache Leakage Power
the supply voltage to reduce dynamic power consumption in CMOS devices, inadvertently will lead to an exponential increase in leakage power dissipation. In this work we explore an architectural idea to reduce leakage power in data caches. Previous work has shown that cache frames are " dead " for a significant fraction of time [14]. We are exploiting this observation to turn off cache lines tha...
متن کاملLeakage Energy Reduction in On-chip Microprocessor Caches
Leakage power is becoming dominant part of the microprocessor chip power budget as feature size shrinks. Leakage energy consumption is of particular concern in memory structures, such as on-chip caches, for large scale transistors and rare access. Chipmakers have proposed many low leak circuit techniques for cache leakage control, in which gated-vdd and DVS are two effective methods. In this pa...
متن کامل